Live Webinar:

Fundamentals of Jitter Analysis

Sign up for our webinar on how to gain tighter control of jitter during system design.

Date: Thursday, September 14, 2017
Time: 10:00 AM PT / 1:00 PM ET

Lorem ipsum dolor sit amet

Etiam nec bibendum eros, id maximus eros. Donec ac eros in nulla pellentesque rhoncus eu et enim. Donec id erat eleifend, vulputate turpis vitae, bibendum velit. Phasellus blandit ipsum sollicitudin quam ultricies tempor. Ut volutpat tellus sed ex luctus, sed convallis mi congue.


Jitter is an unwelcome companion on all electrical systems that use voltage transitions to represent timing information. As signaling rates climb higher to increase the data throughput and voltage swings shrink to conserve power, the jitter in a system becomes a significant percentage of the signaling interval. Under these circumstances, jitter becomes a fundamental performance limit.

In this webinar we will try to define Jitter, classify it into different components and gain a better understanding of to how to characterize and visualize it. This enables tighter control of Jitter during system design. As a result, timing margins associated with today’s high-speed serial buses and data links are improved, resulting in a successful deployment of high-speed systems that dependably meet their performance requirements.

REGISTER FOR THE WEBINAR

PRESENTER

Prashanth Thota.png

Prashanth Thota

Product Planner and Marketing Manager Analysis Solutions

Prashanth Thota is the Product Planner and Product Marketing Manager for Analysis Solutions at Tektronix. He has over 17 years of experience at Tektronix and has held various positions in the engineering roles designing Logic Analyzer products, prior to the current role. Prashanth graduated with an Engineering degree in Electronics and Communication from University of Mysore followed by an Executive Management Degree from Indian Institute of Management Calcutta.